

10/4/06

**OLLSCOIL NA hÉIREANN**  
THE NATIONAL UNIVERSITY OF IRELAND

COLÁISTE NA hOLLSCOILE, CORCAIGH  
UNIVERSITY COLLEGE, CORK

Spring 2006  
Third Engineering (Microelectronics) Examination  
**Analogue Integrated Circuits (UE3003)**

Prof. M.P. Kennedy  
Prof. U. Schwalke  
Dr S. Lidholm

Attempt five questions, at least two from each Section (3 HOURS)  
(Approved calculator allowed)

**Questions follow overleaf**

## Section A

### X Question 1

[20 marks]

Calculate the fan-out of the DTL gate shown in Fig. 1, assuming  $V_{CC} = 5\text{ V}$ ,  $R_1 = 2.2\text{ k}\Omega$ ,  $R_2 = 1.2\text{ k}\Omega$ ,  $R_3 = 2.2\text{ k}\Omega$ ,  $R_4 = 1.2\text{ k}\Omega$ ,  $V_{D(ON)} = V_{BE(sat)} = 0.7\text{ V}$ ,  $V_{CE(sat)} = 0.2\text{ V}$ ,  $\beta_F = 20$ , and  $\beta_R = 0.2$ .




Figure 1

*Your solution is correct!*

*N = 37*

*call current*

*LOAD NOT  $I_d(\text{gate})$*

*~ 125 +*

### X Question 2

[20 marks]

You have been asked to design a NOT gate in a  $0.8\text{ }\mu\text{m}$  CMOS process. The process parameters are:  $V_{tn} = 0.7\text{ V}$ ,  $V_{tp} = -0.9\text{ V}$ ;  $\mu_n = 500\text{ cm}^2/\text{Vs}$ ,  $\mu_p = 175\text{ cm}^2/\text{Vs}$ ;  $t_{ox} = 18\text{ nm}$ . The power supplies are:  $V_{DD} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ .

- correct!* (a) Sketch the circuit diagram of your inverter, showing all four terminals for each transistor.
- (b) Using driving-point characteristics and load "lines" (or otherwise), explain the operation of the circuit. *correct diag. 24/11/05 & SEDRA*
- (c) Sketch the input-output voltage transfer characteristic, indicating the regions of operation of each transistor. *ALSO CORRECT & m SEDRA*
- d *type* (d) Derive an expression for the switching threshold  $V_{th}$ . *CORRECT*
- e (e) Using the result of (c), select the widths of minimum-length transistors such that  $V_{th} = V_{DD}/2$ .  *$L_p = L_n = W_n$ , only  $W_p$  needs be scaled up!*
- f (f) Sketch the circuit diagram of a NAND gate in the same CMOS process, indicating the sizes of the transistors that give  $V_{th} = V_{DD}/2$ . Show all four connections per transistor.

*twice as long*  
*needs  $\frac{2W}{L}$  for n-type MOS*  
*"2" L*

### Question 3

[20 marks]

Figure 3 shows a differential amplifier.  $V_{CC} = V_{EE} = 5\text{ V}$ ,  $R_{C1} = R_{C2} = 5.6\text{ k}\Omega$ ,  $R_{REF} = 6.8\text{ k}\Omega$ ,  $R_3 = R_4 = 2.4\text{ k}\Omega$ . You may assume that all transistors are identical, with  $V_{BE(ON)} = 0.7\text{ V}$ ,  $V_A = 100\text{ V}$ , and  $\beta_F = 250$ . Define  $V_i = V_{i1} - V_{i2}$  and  $V_o = V_{o1} - V_{o2}$ . Calculate:

- The operating point;  $V_{CE}$
- The small-signal differential voltage gain  $v_{od}/v_{id}$ ;
- The small-signal common-mode voltage gain  $v_{oc}/v_{ic}$ ;
- The CMRR, expressed in dB.

*can simply write down formulae for this*




Figure 3

- See explanatory sheet for voltage calc.*
- s.s. voltage gain eqn! ✓*
- eqn ✓*
- CMRR calc.*

Question 4

[20 marks]

You have been asked to design an analogue switch in a  $0.25 \mu\text{m}$  CMOS process. The process parameters are:  $V_{tn} = 0.43 \text{ V}$ ,  $V_{tp} = -0.62 \text{ V}$ ;  $\mu_n C_{ox} = 267 \mu\text{A/V}^2$ ,  $\mu_p C_{ox} = 93 \mu\text{A/V}^2$ . The power supplies are:  $V_{DD} = 2.5 \text{ V}$ ,  $-V_{SS} = -2.5 \text{ V}$ .

(a) Sketch the circuit diagram of your analogue switch, showing all four terminals for all transistors. Indicate clearly the logic control lines.

Show just switch & control lines

(b) Explain the operation of your circuit.

(c) Derive an expression for the resistance  $R_{ON}$  of your switch in the "closed" position.

(d) Using the result of (c), determine the  $W/L$  ratios of the switch transistors such that  $R_{ON} < 50 \Omega$  at  $V_{IN} \approx V_{OUT} = 0 \text{ V}$ .

(e) Estimate the silicon area occupied by your switch (excluding the logic circuitry).

Area in notes based on calc.

Question 5

[20 marks]

The CMOS amplifier shown in Fig. 5 has  $W/L = 7.2 \mu\text{m}/0.36 \mu\text{m}$  for all transistors,  $\mu_n C_{ox} = 387 \mu\text{A/V}^2$ ,  $\mu_p C_{ox} = 86 \mu\text{A/V}^2$ ,  $I_{REF} = 50 \mu\text{A}$ ,  $V_{An} = 5 \text{ V}$ ,  $|V_{Ap}| = 6 \text{ V}$ . Furthermore, the parasitic capacitances of each transistor are given by  $C_{gs} = 20 \text{ fF}$ ,  $C_{gd} = 5 \text{ fF}$ .

(a) Sketch the  $V_i - V_o$  voltage transfer characteristic of the common-source amplifier circuit shown in Fig. 5, indicating the regions of operation of the transistors.

(b) Calculate the small-signal voltage gain and output resistance when both transistors are forward active.  $r_o = (r_{o3} \parallel R_L) \rightarrow R_L = r_{o2}$   $A_v = \frac{v_o}{v_i}$

(c) Assuming that the amplifier is driven by a real voltage source  $V_s$  with series resistance  $R_s = 10 \text{ k}\Omega$ , and a load capacitance  $C_L = 25 \text{ fF}$  is connected across  $V_o$ , sketch the frequency response  $V_o/V_s$ , and calculate the  $-3 \text{ dB}$  frequency  $f_H$ .

$$\omega_{ta} = \frac{-g_m}{C_c}$$

look up





Figure 5

$$f_H = \frac{1}{2\pi C_L r_o}$$



triode region  
large I for sm. V  
"ohmic"

correct!

